Home > Products > Memory Interface

M88SSTE32882H0 - DDR3 Register Buffer (VDD = 1.5V/1.35V/1.25V)

M88SSTE32882H0 is a 28-bit 1:2, or 26-bit 1:2 and 4-bit 1:1 registering clock driver with parity for DDR3 RDIMM applications. It is compliant with JEDEC SSTE32882 specification and supports speed up to DDR3-1866. 

The device buffers the input address and control signals and redrives two copies per signal. Based on control register settings the device can change its output characteristics to match different DIMM net topologies.

The device is compliant with the JEDEC specification. It also provides some extra features such as register read mechanism (patented) to monitor the status of the device without changing its existing pinout, transparent mode to help check DRAM defects, and frequency change on the fly to save power, etc.


FeatureApplication

Compliant with JEDEC SSTE32882 specification

28-bit 1:2, or 26-bit 1:2 and 4-bit 1:1 registering buffer for DDR3 applications

Integrated PLL clock driver distributing one differential clock pair to 4 differential pairs

Speed up to DDR3-1866

VDD voltage supported: 1.5V / 1.35V / 1.25V

Quad-rank DRAMs supported (quad chip selects mode)

Parity checking on command and address signal inputs

Output characteristics configurable through control registers

1T/3T MRS timing

Pre-launch feature

Constant propagation delay against VT variations

Different power saving modes such as S3 low power mode, CK STOP mode, etc.

Register read operation to monitor the chip status (patented)

Transparent mode

Frequency change on the fly

Low power consumption

Green package: 176-ball TFBGA

High-performance DDR3 RDIMM server

High-performance computer platform 

© 2006 – 2019 Montage Technology. All rights reserved. 滬公網安備 31010402005357號, 滬ICP備18002431號-2
凤凰时时彩平台 虎扑nba中文网 网络棋牌游戏 电子商务公司赚钱 时时彩后四技巧方法 山西山西十一选五开奖 北京pk10官网在线计划 深圳手机拍违章赚钱 pk10精准计划工具 黑龙江时时网 北京快乐8是不是真的 网络牛牛赌博作弊器 外围彩票为什么不能碰 决战卡五星下载安卓版 体力劳动最赚钱的城市 6个人扎金花闷牌规律 北京快3计划