Home > Products > Memory Interface

M88SSTE32882D1 - DDR3 Register Buffer (VDD = 1.5V or 1.35V)

M88SSTE32882D1 is a 28-bit 1:2 or 26-bit 1:2 and 4-bit 1:1 configurable registering clock driver with parity for 1.5V or 1.35V VDD operation. The device is compliant with the JEDEC standard. It supports speed up to DDR3-1333 and provides quad chip selects.

M88SSTE32882D1 accepts 28 bits or 26 bits of address and control signals and outputs two copies per signal. Based on control register settings the device can change its output characteristics to match different DIMM net topologies. The device provides an extra register read mechanism (patented) beyond the JEDEC spec to enable the device status monitoring without changing its existing pinout.


FeatureApplication

Compliant with JEDEC SSTE32882 standard

28-bit 1:2 or 26-bit 1:2 and 4-bit 1:1 registered buffer for address and control signals

Speed up to DDR3-1333

Quad chip selects support

Dual VDD voltage support: 1.5V / 1.35V

Register read operation support 

S3 low power mode support

1T/3T MRS timing support

Pre-launch feature support

Integrated PLL clock driver distributing one differential clock pair to four differential pairs

Constant propagation delay with VT variations

1.5V/1.35V CMOS compatible clock and data inputs

1.5V/1.35V CMOS outputs

Parity checking on command and address data inputs

Output characteristics configurable through control registers

Different power saving modes support

3.5 mW power consumption in CK Stop mode

Green package: 176-ball TFBGA

High-performance DDR3 RDIMMs

High-performance computer platform

© 2006 – 2019 Montage Technology. All rights reserved. 滬公網安備 31010402005357號, 滬ICP備18002431號-2
凤凰时时彩平台 重庆时时走势图龙虎 投资电影哪里赚钱 七乐彩预测 9月3日股票推荐 325棋牌怎么样 捕鱼达人内购破解版无限金币钻石 七乐彩走势图表近30期 内蒙古时时彩软件 腾讯捕鱼来了贴吧 刺激战场美服 发圈赚钱系统 重庆时时彩官网 中国股票指数有哪些 555彩票网能中奖吗 彩神vii安卓版 三人麻将叫什么名字